

an oxide layer formed on a side wall of the first gate electrode, and
nitride spacers formed on the oxide layer on the sidewall of the first gate electrode and
on a side wall of the device isolation film;

Concl'd C1
lightly doped drain (LDD) regions formed in the active region of the semiconductor
substrate on both sides of the gate electrode structure;

source/drain regions formed in the active region of the semiconductor substrate on
both sides of the gate electrode structure; and

second and third insulating films filling and planarizing the space above the active
region and between the gate electrode structure and the device isolation film.

2. The transistor according to claim 1, wherein , the vertical profile of the device
isolation film is modified near the junction of the device isolation film and the semiconductor
substrate such that the device isolation film has a substantially rounded profile.

3. The transistor according to claim 1, further comprising a hard mask layer on the
gate electrode structure.